











#### **SN74AHC1G125**

SCLS377K - AUGUST 1997 - REVISED DECEMBER 2014

# SN74AHC1G125 Single Bus Buffer Gate With 3-State Output

#### **Features**

- Operating Range of 2 V to 5.5 V
- Max t<sub>pd</sub> of 6 ns at 5 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±8-mA Output Drive at 5 V

## **Applications**

- **Projectors**
- TVs
- Servers
- Motor Controls: AC Induction
- Patient Monitoring
- Electronic Points of Sale

## 3 Description


The SN74AHC1G125 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is high. When  $\overline{OE}$  is low, true data is passed from the A input to the Y output.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	2.90 mm x 1.60 mm
SN74AHC1G125	SC-70 (5)	2.00 mm x 1.30 mm
	SOT-553 (5)	1.65 mm x 1.20 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Simplified Schematic**





#### **Table of Contents**

1	Features 1	9	Detailed Description	8
2	Applications 1		9.1 Overview	8
3	Description 1		9.2 Functional Block Diagram	8
4	Simplified Schematic1		9.3 Feature Description	8
5	Revision History2		9.4 Device Functional Modes	8
6	Pin Configuration and Functions	10	Application and Implementation	9
7	Specifications4		10.1 Application Information	9
′	·		10.2 Typical Application	9
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	10
	7.2 ESD Ratings		Layout	
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics 5		12.2 Layout Example	11
	7.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V 5	13	Device and Documentation Support	11
	7.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$		13.1 Trademarks	11
	7.8 Operating Characteristics		13.2 Electrostatic Discharge Caution	11
	7.9 Typical Characteristics		13.3 Glossary	11
8	Parameter Measurement Information 7	14	Mechanical, Packaging, and Orderable Information	11

## **5** Revision History

### Changes from Revision J (June 2005) to Revision K


Page

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted Ordering Information table.

Submit Documentation Feedback



## 6 Pin Configuration and Functions



See mechanical drawings for dimensions.

#### **Pin Functions**

F	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	ŌĒ	I	Output Enable
2	Α	I	Input A
3	GND		Ground Pin
4	Υ	0	Output Y
5	V <sub>CC</sub>	_	Power Pin

Product Folder Links: SN74AHC1G125



## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range (2)		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
lok	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous channel current through V <sub>CC</sub> or GND				mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	1500	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.5			
$V_{IH}$	High-level input voltage	$V_{CC} = 3 V$	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 2 V		0.5		
$V_{IL}$	Low-level input voltage	$V_{CC} = 3 V$		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	$V_{CC}$	٧	
		V <sub>CC</sub> = 2 V		-50	μΑ	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		V <sub>CC</sub> = 2 V		50	μΑ	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
A+/A.,	Input transition via a or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	20/1/	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74AHC1G125

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

			SN74AHC1G125				
	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	DRL	UNIT		
			5 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	231.3	287.6	328.7			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	119.9	97.7	105.1			
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	65.	150.3	°C/W		
ΨЈТ	Junction-to-top characterization parameter	17.8	2.0	6.9			
$\Psi_{JB}$	Junction-to-board characterization parameter	60.1	64.2	148.4			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLETIONS	V	T <sub>A</sub> = 25°C			−40°C to	85°C	-40°C to 125°C		UNIT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9	2		1.9		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.44		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ
I <sub>OZ</sub>	$V_I = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		10		10	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10		10		10	pF
Co	$V_O = V_{CC}$ or GND	5 V		10						pF

## 7.6 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD		T <sub>A</sub> = 25°C		-40°C to 8	5°C	-40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	Α	A Y	$C_1 = 15 pF$		5.6	8	1	9.5	1	10.5	ns
t <sub>PHL</sub>	A	ı	C <sub>L</sub> = 15 pr		5.6	8	1	9.5	1	10.5	115
t <sub>PZH</sub>	<del>OE</del>	Y	C <sub>L</sub> = 15 pF		5.4	8	1	9.5	1	10.5	ns
t <sub>PZL</sub>	OE	Ţ	C <sub>L</sub> = 15 pr		5.4	8	1	9.5	1	10.5	115
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF		7	9.7	1	11.5	1	12.5	no
t <sub>PLZ</sub>	OE	Ţ	C <sub>L</sub> = 15 pF		7	9.7	1	11.5	1	12.5	ns
t <sub>PLH</sub>	Α	Y	$C_1 = 50 \text{ pF}$		8.1	11.5	1	13	1	14	no
t <sub>PHL</sub>	А	Ţ	O <sub>L</sub> = 50 pF		8.1	11.5	1	13	1	14	ns
t <sub>PZH</sub>	<del>OE</del>	Y	C - 50 pF		7.9	11.5	1	13	1	14	ns
t <sub>PZL</sub>	OE	Ţ	Y $C_L = 50 \text{ pF}$		7.9	11.5	1	13	1	14	115
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>L</sub> = 50 pF		9.5	13.2	1	15	1	16	ns
t <sub>PLZ</sub>	OE.		O <sub>L</sub> = 50 pr		9.5	13.2	1	15	1	16	115

Product Folder Links: SN74AHC1G125



## 7.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


DADAMETED	FROM	то	LOAD	Т	<sub>A</sub> = 25°C		-40°C to 8	5°C	-40°C to 1	25°C	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>PLH</sub>	۸	Υ	C 15 pF		3.8	5.5	1	6.5	1	7		
t <sub>PHL</sub>	A	Y	$C_L = 15 pF$		3.8	5.5	1	6.5	1	7	ns	
t <sub>PZH</sub>	- OE	Υ	C <sub>1</sub> = 15 pF		3.6	5.1	1	6	1	6.5	ns	
$t_{PZL}$	OE	ī	C <sub>L</sub> = 15 pr		3.6	5.1	1	6	1	6.5	115	
$t_{PHZ}$	ŌĒ	Y	C 15 pF		4.6	6.8	1	8	1	8.5	no	
$t_{PLZ}$			$C_L = 15 pF$		4.6	6.8	1	8	1	8.5	ns	
t <sub>PLH</sub>	- A	Υ	V	C - 50 pF		5.3	7.5	1	8.5	1	9.5	20
t <sub>PHL</sub>	A	ī	$C_L = 50 pF$		5.3	7.5	1	8.5	1	9.5	ns	
t <sub>PZH</sub>	ŌĒ	V	C - 50 pF		5.1	7.1	1	8	1	9	20	
$t_{PZL}$	OE	Υ	$C_L = 50 pF$		5.1	7.1	1	8	1	9	ns	
t <sub>PHZ</sub>	ŌĒ	V	C - 50 pF		6.1	8.8	1	10	1	11	no	
t <sub>PLZ</sub>	OE .	Y	Y $C_L = 50 \text{ pF}$		6.1	8.8	1	10	1	11	ns	


## 7.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER		TEST CONDITIONS T	ΥP	UNIT
$C_{pd}$	Power dissipation capacitance	No load, f = 1 MHz	14	pF

## 7.9 Typical Characteristics






Submit Documentation Feedback

Copyright © 1997–2014, Texas Instruments Incorporated



#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



### 9 Detailed Description

#### 9.1 Overview

The SN74AHC1G125 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is high. When OE is low, true data is passed from the A input to the Y output.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V

#### 9.4 Device Functional Modes

**Table 1. Function Table** 

INP	JTS	OUTPUT
ŌE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

Submit Documentation Feedback



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

SN74AHC1G125 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5~V at any valid  $V_{CC}$  making it Ideal for down translation.

### 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Recommended Operating Conditions table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.


Copyright © 1997–2014, Texas Instruments Incorporated

Product Folder Links: SN74AHC1G125



### **Typical Application (continued)**

#### 10.2.3 Application Curves



#### 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu F$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu F$  or 0.022  $\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu F$  and 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Submit Documentation Feedback



### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 12.2 Layout Example




Figure 7. Layout Diagram

## 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution

Copyright © 1997-2014, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Droduct Folder Links, CN74411C46





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AHC1G125DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A25G	Samples
74AHC1G125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A25G	Samples
74AHC1G125DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A25G	Samples
74AHC1G125DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A25G	Samples
74AHC1G125DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AM3	Samples
74AHC1G125DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AM3	Samples
74AHC1G125DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AM3	Samples
SN74AHC1G125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(A253, A25G, A25J, A25L, A25S)	Samples
SN74AHC1G125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(A253, A25G, A25J, A25L, A25S)	Samples
SN74AHC1G125DCK3	ACTIVE	SC70	DCK	5	3000	Pb-Free (RoHS)	SNBI	Level-1-260C-UNLIM	-40 to 85	AMY	Samples
SN74AHC1G125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(AM3, AMG, AMJ, AM L, AMS)	Samples
SN74AHC1G125DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(AM3, AMG, AMJ, AM L, AMS)	Samples
SN74AHC1G125DRLR	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AMS	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



### PACKAGE OPTION ADDENDUM

6-Feb-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2020


### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHC1G125DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHC1G125DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHC1G125DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1G125DBVT	SOT-23	DBV	5	250	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74AHC1G125DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G125DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G125DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AHC1G125DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G125DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G125DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3



www.ti.com 18-Jul-2020




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AHC1G125DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
74AHC1G125DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
74AHC1G125DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AHC1G125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AHC1G125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AHC1G125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AHC1G125DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AHC1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G125DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AHC1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G125DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0

# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



## DRL (R-PDSO-N5)

### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated