

Isolated, Single-Channel RS-232 Line Driver/Receiver

Data Sheet ADM3251E

FEATURES

2.5 kV fully isolated (power and data) RS-232 transceiver *iso* Power integrated, isolated dc-to-dc converter 460 kbps data rate
1 Tx and 1 Rx
Meets EIA/TIA-232E specifications

ESD protection on R_{IN} and T_{OUT} pins ±8 kV: contact discharge

±15 kV: air gap discharge

0.1 μF charge pump capacitors

High common-mode transient immunity: >25 kV/ μ s

Safety and regulatory approvals

UL recognition

2500 V rms for 1 minute per UL 1577

VDE Certificate of Conformity

DIN EN 60747-5-2 (VDE 0884 Teil 2): 2003-01

CSA Component Acceptance Notice #5A

Operating temperature range: -40°C to +85°C

Wide body, 20-lead SOIC package

APPLICATIONS

High noise data communications
Industrial communications
General-purpose RS232 data links
Industrial/telecommunications diagnostic ports
Medical equipment

GENERAL DESCRIPTION

The ADM3251E¹ is a high speed, 2.5 kV fully isolated, single-channel RS-232/V.28 transceiver device that operates from a single 5 V power supply. Due to the high ESD protection on the $R_{\rm IN}$ and $T_{\rm OUT}$ pins, the device is ideally suited for operation in electrically harsh environments or where RS-232 cables are frequently being plugged and unplugged.

The ADM3251E incorporates dual-channel digital isolators with *iso*Power[™] integrated, isolated power. There is no requirement to use a separate isolated dc-to-dc converter. Chip-scale transformer *i*Coupler[®] technology from Analog Devices, Inc., is used both for the isolation of the logic signals as well as for the integrated dc-to-dc converter. The result is a total isolation solution.

The ADM3251E contains *iso*Power technology that uses high frequency switching elements to transfer power through the

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. Refer to Application Note AN-0971, *Control of Radiated Emissions with isoPower Devices*, for details on board layout considerations.

The ADM3251E conforms to the EIA/TIA-232E and ITU-T V. 28 specifications and operates at data rates up to 460 kbps.

Four external 0.1 μF charge pump capacitors are used for the voltage doubler/inverter, permitting operation from a single 5 V supply.

The ADM3251E is available in a 20-lead, wide body SOIC package and is specified over the -40° C to $+85^{\circ}$ C temperature range.

¹Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.

т	٨	D	ı		ſ	1		\mathbf{C}	n	A	I٦	ГС	A	17	S
	н	D	L	C.	ι	J	Г	L	U	n	П	IC	n	П	12

Features	Theory of Operation	11
Applications1	Isolation of Power and Data	11
Functional Block Diagram1	Charge Pump Voltage Converter	12
General Description1	5.0 V Logic to EIA/TIA-232E Transmitter	12
Revision History2	EIA/TIA-232E to 5 V Logic Receiver	
Specifications	High Baud Rate	
Package Characteristics	Thermal Analysis	
Regulatory Information	Insulation Lifetime	
Insulation and Safety-Related Specifications	Applications Information	
DIN EN 60747-5-2 (VDE 0884 TEIL 2): 2003-01 Insulation	PCB Layout	
Characteristics	•	
Absolute Maximum Ratings	Example PCB for Reduced EMI	
ESD Caution	DC Correctness and Magnetic Field Immunity	
	Isolated Power Supply Circuit	
Pin Configuration and Function Descriptions	Outline Dimensions	15
Typical Performance Characteristics9	Ordering Guide	15
REVISION HISTORY		
10/13—Rev. F to Rev. G	Changes to Pollution Degree and Input-to-Output Test	Voltage
Added Patents Information, Note 1 1	Parameters, Table 6	
Changed Minimum External Tracking (Creepage) Value to 7.6 mm, Table 5	Added Applications Information Section and Example F Reduced EMI Section; Added Table 9 and Table 10;	
Changes to Pin 9 Description and Pin 11 Descriptions, Table 8 8	Renumbered Sequentially	13
Changes to Isolation of Power and Data Section11	Changes to PCB Layout Section	
CIA D. E. D. E.	Added Isolated Power Supply Circuit Section, and Figur	
6/12—Rev. E to Rev. F Changes to Endnote 1 in Table 45	Renumbered Sequentially	14
Added DC Correctness and Magnetic Field Immunity	1/10—Rev. B to Rev. C	
Section	Changes to Table 4	5
Added Figure 22 and Figure 23; Renumbered Sequentially 14	11/09—Rev. A to Rev. B	
Updated Outline Dimensions and Changes to	Changes to Figure 1	1
Ordering Guide15	Changed to Primary Side Supply Input Current, I _{CC(DISAB)}	
· ·	Maximum Limit to 2.5 mA	4
5/10—Rev. D to Rev. E	Changes to Table 4	5
Changes to Features Section1	Changes to Figure 13	11
Changes to Table 45		
	9/08—Rev. 0 to Rev. A	
3/10—Rev. C to Rev. D	Changes to Timing Parameters in Table 1	3
Changes to Features and General Description Sections 1	Changes to Timing Parameters in Table 2	4
Changes to Table 4 and Table 55	Changes to Ordering Guide	14
Changed DIN V VDE V 0884-10 (VDE V 0884-10):2006-12		
Insulation Characteristics (Pending) Heading to DIN EN 60747-5-2 (VDE 0884 Teil 2): 2003-01 Insulation	7/08—Revision 0: Initial Version	

SPECIFICATIONS

All voltages are relative to their respective ground; all minimum/maximum specifications apply over the entire recommended operating range; $T_A = 25$ °C and $V_{CC} = 5.0$ V (dc-to-dc converter enabled), unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DC CHARACTERISTICS					
V _{CC} Operating Voltage Range	4.5		5.5	V	
DC-to-DC Converter Enable Threshold, VCC(ENABLE) 1	4.5			V	
DC-to-DC Converter Disable Threshold, Vcc(DISABLE) ¹			3.7	V	
DC-to-DC Converter Enabled					
Input Supply Current, Icc(ENABLE)			110	mA	$V_{CC} = 5.5 \text{ V}$, no load
			145	mA	$V_{CC} = 5.5 \text{ V}, R_L = 3 \text{ k}\Omega$
V _{ISO} Output ²		5.0		V	$I_{ISO} = 0 \mu A$
LOGIC					·
Transmitter Input, T _{IN}					
Logic Input Current, I _{TIN}	-10	+0.01	+10	μΑ	
Logic Low Input Threshold, V _{TINL}			$0.3 V_{CC}$	V	
Logic High Input Threshold, V _{TINH}	0.7 V _{CC}			V	
Receiver Output, R _{OUT}					
Logic High Output, V _{ROUTH}	Vcc - 0.1	V_{CC}		V	I _{ROUTH} = -20 μA
	Vcc - 0.5	$V_{CC}-0.3$		V	$I_{ROUTH} = -4 \text{ mA}$
Logic Low Output, VROUTL		0.0	0.1	V	I _{ROUTH} = 20 μA
		0.3	0.4	V	I _{ROUTH} = 4 mA
RS-232					
Receiver, R _{IN}					
EIA-232 Input Voltage Range ³	-30		+30	V	
EIA-232 Input Threshold Low	0.6	2.0		V	
EIA-232 Input Threshold High		2.1	2.4	V	
EIA-232 Input Hysteresis		0.1		V	
EIA-232 Input Resistance	3	5	7	kΩ	
Transmitter, Tout					
Output Voltage Swing (RS-232)	±5	±5.7		V	$R_L = 3 \text{ k}\Omega \text{ to GND}$
Transmitter Output Resistance	300			Ω	$V_{ISO} = 0 V$
Output Short-Circuit Current (RS-232)		±12		mA	
TIMING CHARACTERISTICS					
Maximum Data Rate	460			kbps	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C_L = 50 \text{ pF to } 1000 \text{ pF}$
Receiver Propagation Delay					
t _{PHL}		190		ns	
t PLH		135		ns	
Transmitter Propagation Delay		650		ns	$R_L = 3 \text{ k}\Omega$, $C_L = 1000 \text{ pF}$
Transmitter Skew		80		ns	
Receiver Skew		70		ns	
Transition Region Slew Rate ³	5.5	10	30	V/µs	$+3 \text{ V to } -3 \text{ V or } -3 \text{ V to } +3 \text{ V, V}_{CC} = +3.3 \text{ V}$ $R_L = 3 \text{ k}\Omega$, $C_L = 1000 \text{ pF, T}_A = 25^{\circ}\text{C}$
AC SPECIFICATIONS					
Output Rise/Fall Time, t_R/t_F (10% to 90%)		2.3		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output ⁴	25			kV/μs	$V_{CM} = 1$ kV, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁴	25			kV/μs	$V_{CM} = 1$ kV, transient magnitude = 800 V
ESD PROTECTION (R _{IN} And T _{OUT} PINS)		±15		kV	Human body model air discharge
		±8		kV	Human body model contact discharge

 $^{^{1}\,}Enable/disable\,threshold\,is\,the\,V_{CC}\,voltage\,at\,which\,the\,internal\,dc-to-dc\,converter\,is\,enabled/disabled.$

 $^{^{2}}$ To maintain data sheet specifications, do not draw current from V_{ISO} .

³ Guaranteed by design.

⁴ V_{CM} is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

All voltages are relative to their respective ground; all minimum/maximum specifications apply over the entire recommended operating range; $T_A = 25^{\circ}C$, $V_{CC} = 3.3 \text{ V}$ (dc-to-dc converter disabled), and the secondary side is powered externally by $V_{ISO} = 3.3 \text{ V}$, unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DC CHARACTERISTICS					
V _{CC} Operating Voltage Range	3.0		3.7	V	
DC-to-DC Converter Disable Threshold, V _{CC(DISABLE)} ¹			3.7	V	
DC-to-DC Converter Disabled					
V_{ISO}^2	3.0		5.5	V	
Primary Side Supply Input Current, Icc(DISABLE)			2.5	mA	No load
Secondary Side Supply Input Current, IISO(DISABLE)			12	mA	$V_{ISO} = 5.5 \text{ V}, R_L = 3 \text{ k}\Omega$
Secondary Side Supply Input Current, I _{ISO(DISABLE)}		6.2		mA	$R_L = 3 \text{ k}\Omega$
LOGIC					
Transmitter Input, T _{IN}					
Logic Input Current, I _{TIN}	-10	+0.01	+10	μA	
Logic Low Input Threshold, V _{TINL}			0.3 V _{CC}	V	
Logic High Input Threshold, V _{TINH}	0.7 V _{CC}		0.5 *(c	V	
Receiver Output, R _{OUT}	0.7 vec				
Logic High Output, V _{ROUTH}	V _{CC} – 0.1	Vcc		V	I _{ROUTH} = -20 μA
Logic High Output, Victoria	Vcc - 0.1	Vcc – 0.3		v	$I_{ROUTH} = -4 \text{ mA}$
Logic Low Output, VROUTL	VCC - 0.5	0.0	0.1	V	I _{ROUTH} = 20 μA
Logic Low Output, VROUIL		0.0	0.1	\ \ \	IROUTH = 20 µA
RS-232		0.5	0.4	V	IROUTH — 4 TITA
				\ \ \	
Receiver, R _{IN}	-30		+30	V	
EIA-232 Input Voltage Range ³		1.2	+30	V	
EIA-232 Input Threshold Low	0.6	1.3	2.4		
EIA-232 Input Threshold High		1.6	2.4	V	
EIA-232 Input Hysteresis		0.3	_	V	
EIA-232 Input Resistance	3	5	7	kΩ	
Transmitter, T _{OUT}					
Output Voltage Swing (RS-232)	±5	±5.7		V	$R_L = 3 \text{ k}\Omega \text{ to GND}$
Transmitter Output Resistance	300			Ω	$V_{ISO} = 0 V$
Output Short-Circuit Current (RS-232)		±11		mA	
TIMING CHARACTERISTICS					
Maximum Data Rate	460			kbps	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C_L = 50 \text{ pF to } 1000 \text{ pF}$
Receiver Propagation Delay					
tрнL		190		ns	
t_PLH		135		ns	
Transmitter Propagation Delay		650		ns	$R_L = 3 \text{ k}\Omega$, $C_L = 1000 \text{ pF}$
Transmitter Skew		80		ns	
Receiver Skew		55		ns	
Transition Region Slew Rate ³	5.5	10	30	V/µs	$+3 \text{ V to } -3 \text{ V or } -3 \text{ V to } +3 \text{ V, V}_{CC} = 3.3 \text{ V,}$ $R_L = 3 \text{ k}\Omega, C_L = 1000 \text{ pF, T}_A = 25^{\circ}\text{C}$
AC SPECIFICATIONS					
Output Rise/Fall Time, t _R /t _F (10% to 90%)		2.3		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output ⁴	25			kV/μs	$V_{CM} = 1$ kV, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁴	25			kV/μs	V _{CM} = 1 kV, transient magnitude = 800 V
ESD PROTECTION (R _{IN} AND T _{OUT} PINS)		±15		kV	Human body model air discharge
		±8		kV	Human body model contact discharge

 $^{^{1}}$ Enable/disable threshold is the V_{CC} voltage at which the internal dc-to-dc converter is enabled/disabled.

² To maintain data sheet specifications, do not draw current from V_{ISO}.

³ Guaranteed by design.

⁴ V_{CM} is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions
Resistance (Input-to-Output)	R _{I-O}	10 ¹²		Ω	
Capacitance (Input-to-Output)	C _{I-O}	2.2		рF	f = 1 MHz
Input Capacitance	Cı	4.0		рF	
IC Junction-to-Air Thermal Resistance	θ_{JA}	47.05		°C/W	

REGULATORY INFORMATION

Table 4.

UL¹	VDE ²	CSA
Recognized under 1577 Component Recognition Program	Certified according to DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01	Approved under CSA Component Acceptance Notice #5A
File E214100	File 2471900-4880-0001/123328	Basic Insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage
		File 2268268

 $^{^{1}}$ In accordance with UL 1577, each ADM3251E is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 6 μA). 2 Each ADM3251E is proof tested by applying an insulation test voltage ≥4000 V peak for 1 sec (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	7.6	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017	mm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		
Maximum Working Voltage Compatible with 50-Year Service Life	V _{IORM}	425	V peak	Continuous peak voltage across the isolation barrier

DIN EN 60747-5-2 (VDE 0884 TEIL 2): 2003-01 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

Table 6.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
Climatic Classification			40/105/21	
Pollution Degree			2	
Maximum Working Insulation Voltage		V _{IORM}	424	V peak
Input-to-Output Test Voltage				
Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V_{PR}	795	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ sec	V_{TR}	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure			
Case Temperature		Ts	150	°C
Supply Current		I _{S1}	531	mA
Insulation Resistance at T _S	$V_{10} = 500 \text{ V}$	R_{s}	>109	Ω

ABSOLUTE MAXIMUM RATINGS

Table 7.

Tuble / ·					
Parameter	Rating				
V _{CC} , V _{ISO}	−0.3 V to +6 V				
V+	$(V_{CC} - 0.3 \text{ V})$ to +13 V				
V-	–13 V to +0.3 V				
Input Voltages					
T _{IN}	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$				
R _{IN}	±30 V				
Output Voltages					
Тоит	±15 V				
Rouт	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$				
Short-Circuit Duration					
Тоит	Continuous				
Power Dissipation					
θ_{JA} , Thermal Impedance	47.05°C/W				
Operating Temperature Range					
Industrial	−40°C to +85°C				
Storage Temperature Range	−65°C to +150°C				
Pb-Free Temperature (Soldering, 30 sec)	260°C				

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NC	No Connect. This pin should always remain unconnected.
2, 3	Vcc	Power Supply Input. A 0.1 μ F decoupling capacitor is required between V _{CC} and ground. When a voltage between 4.5 V and 5.5 V is applied to the V _{CC} pin, the integrated dc-to-dc converter is enabled. If this voltage is lowered to between 3.0 V and 3.7 V, the integrated dc-to-dc converter is disabled.
4, 5, 6, 7, 10	GND	Ground.
8	Rout	Receiver Output. This pin outputs CMOS logic levels.
9	T _{IN}	Transmitter (Driver) Input. This pin accepts CMOS levels.
11	GND _{ISO}	Ground Reference for Isolated RS-232 Side.
12	V-	Internally Generated Negative Supply.
13, 14	C2-, C2+	Positive and Negative Connections for Charge Pump Capacitors. External Capacitor C2 is connected between these pins; a 0.1 μ F capacitor is recommended, but larger capacitors up to 10 μ F can be used.
15	R _{IN}	Receiver Input. This input accepts RS-232 signal levels.
16	Тоит	Transmitter (Driver) Output. This outputs RS-232 signal levels.
17, 18	C1-, C1+	Positive and Negative Connections for Charge Pump Capacitors. External Capacitor C1 is connected between these pins; a 0.1 μ F capacitor is recommended, but larger capacitors up to 10 μ F can be used.
19	V+	Internally Generated Positive Supply.
20	V _{ISO}	Isolated Supply Voltage for Isolator Secondary Side. A 0.1 μ F decoupling capacitor is required between V _{ISO} and ground. When the integrated dc-to-dc converter is enabled, the V _{ISO} pin should not be used to power external circuitry. If the integrated dc-to-dc converter is disabled, power the secondary side by applying a voltage in the range of 3.0 V to 5.5 V to this pin.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Transmitter Output Voltage High/Low vs. Load Capacitance at 460 kbps




Figure 4. Transmitter Output Voltage High/Low vs. V_{CC} , $R_L = 3 \text{ k}\Omega$




Figure 5. Transmitter Output Voltage High/Low vs. V_{ISO} , $R_L = 3 \text{ k}\Omega$




Figure 6. Transmitter Output Voltage High/Low vs. Load Current




Figure 7. Charge Pump V+, V- vs. Load Current




Figure 8. Charge Pump Impedance vs. Vcc




Figure 9. Charge Pump Impedance vs. V_{ISO}




Figure 10. Primary Supply Current vs. Data Rate




Figure 11. 460 kbps Data Transmission




Figure 12. T_{IN} Voltage Threshold vs. V_{CC}

THEORY OF OPERATION

The ADM3251E is a high speed, 2.5 kV fully isolated, single-channel RS-232 transceiver device that operates from a single power supply.

The internal circuitry consists of the following main sections:

- Isolation of power and data
- A charge pump voltage converter
- A 5.0 V logic to EIA/TIA-232E transmitter
- A EIA/TIA-232E to 5.0 V logic receiver




Figure 13. Functional Block Diagram

ISOLATION OF POWER AND DATA

The ADM3251E incorporates a dc-to-dc converter section, which works on principles that are common to most modern power supply designs. $V_{\rm CC}$ power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power is transferred to the secondary side, where it is rectified to a high dc voltage. The power is then linearly regulated to about 5.0 V and supplied to the secondary side data section and to the $V_{\rm ISO}$ pin. The $V_{\rm ISO}$ pin should not be used to power external circuitry.

Because the oscillator runs at a constant high frequency independent of the load, excess power is internally dissipated in the output voltage regulation process. Limited space for transformer coils and components also adds to internal power dissipation. This results in low power conversion efficiency.

The ADM3251E can be operated with the dc-to-dc converter enabled or disabled. The internal dc-to-dc converter state of the ADM3251E is controlled by the input $V_{\rm CC}$ voltage. In normal operating mode, $V_{\rm CC}$ is set between 4.5 V and 5.5 V and the internal dc-to-dc converter is enabled. To disable the dc-to-dc converter, lower $V_{\rm CC}$ to a value between 3.0 V and 3.7 V. In this mode, the user must externally supply isolated power to the $V_{\rm ISO}$ pin. An isolated secondary side voltage of between 3.0 V and 5.5 V and a secondary side input current, $I_{\rm ISO}$, of 12 mA (maximum) is required on the $V_{\rm ISO}$ pin. The signal channels of the ADM3251E then continue to operate normally.

The $T_{\rm IN}$ pin accepts CMOS input levels (and TTL levels at $V_{\rm CC}=3.3$ V). The driver input signal that is applied to the $T_{\rm IN}$ pin is referenced to logic ground (GND). It is coupled across the isolation barrier, inverted, and then appears at the transceiver section, referenced to isolated ground (GND_{ISO}). Similarly, the receiver input ($R_{\rm IN}$) accepts RS-232 signal levels that are referenced to isolated ground. The $R_{\rm IN}$ input is inverted and coupled across the isolation barrier to appear at the $R_{\rm OUT}$ pin, referenced to logic ground.

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. Chip-scale transformer windings couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer of the winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

There is hysteresis in the $V_{\rm CC}$ input voltage detect circuit. Once the dc-to-dc converter is active, the input voltage must be decreased below the turn-on threshold to disable the converter. This feature ensures that the converter does not go into oscillation due to noisy input power.




Figure 14. Typical Operating Circuit with the DC-to-DC Converter Enabled $(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V})$




Figure 15. Typical Operating Circuit with the DC-to-DC Converter Disabled $(V_{CC} = 3.0 \text{ V to } 3.7 \text{ V})$

CHARGE PUMP VOLTAGE CONVERTER

The charge pump voltage converter consists of a 200 kHz oscillator and a switching matrix. The converter generates a $\pm 10.0~\rm V$ supply from the input 5.0 V level. This is done in two stages by using a switched capacitor technique as illustrated in Figure 16 and Figure 17. First, the 5.0 V input supply is doubled to 10.0 V by using C1 as the charge storage element. The +10.0 V level is then inverted to generate –10.0 V using C2 as the storage element. C3 is shown connected between V+ and V_ISO, but is equally effective if connected between V+ and GND_{ISO}.

Capacitor C3 and Capacitor C4 are used to reduce the output ripple. Their values are not critical and can be increased, if desired. Larger capacitors (up to $10 \mu F$) can be used in place of C1, C2, C3, and C4.

5.0 V LOGIC TO EIA/TIA-232E TRANSMITTER

The transmitter driver converts the 5.0 V logic input levels into RS-232 output levels. When driving an RS-232 load with $V_{\rm CC}$ = 5.0 V, the output voltage swing is typically ± 10 V.




Figure 16. Charge Pump Voltage Doubler




Figure 17. Charge Pump Voltage Inverter

EIA/TIA-232E TO 5 V LOGIC RECEIVER

The receiver is an inverting level-shifter that accepts the RS-232 input level and translates it into a 5.0 V logic output level. The input has an internal 5 k Ω pull-down resistor to ground and is also protected against overvoltages of up to ± 30 V. An unconnected input is pulled to 0 V by the internal 5 k Ω pull-down resistor. This, therefore, results in a Logic 1 output level for an unconnected input or for an input connected to GND. The receiver has a Schmitt-trigger input with a hysteresis level of 0.1 V. This ensures error-free reception for both a noisy input and for an input with slow transition times.

HIGH BAUD RATE

The ADM3251E offers high slew rates, permitting data transmission at rates well in excess of the EIA/TIA-232E specifications. The RS-232 voltage levels are maintained at data rates up to 460 kbps.

THERMAL ANALYSIS

Each ADM3251E device consists of three internal die, attached to a split-paddle lead frame. For the purposes of thermal analysis, it is treated as a thermal unit with the highest junction temperature reflected in the θ_{JA} value from Table 7. The value of θ_{JA} is based on measurements taken with the part mounted on a JEDEC standard 4-layer PCB with fine-width traces in still air. Following the recommendations in the PCB Layout section decreases the thermal resistance to the PCB, allowing increased thermal margin at high ambient temperatures.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADM3251E.

The insulation lifetime of the ADM3251E depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 18, Figure 19, and Figure 20 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower.




Figure 20. DC Waveform Outline Dimensions

APPLICATIONS INFORMATION PCB LAYOUT

The ADM3251E requires no external circuitry for its logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 21). Bypass capacitors are conveniently connected between Pin 3 and Pin 4 for $V_{\rm CC}$ and between Pin 19 and Pin 20 for $V_{\rm ISO}$. The capacitor value should be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

Because it is not possible to apply a heat sink to an isolation device, the device primarily depends on heat dissipating into the PCB through the ground pins. If the device is used at high ambient temperatures, care should be taken to provide a thermal path from the ground pins to the PCB ground plane. The board layout in Figure 21 shows enlarged pads for Pin 4, Pin5, Pin 6, Pin 7, Pin 10, and Pin 11. Multiple vias should be implemented from each of the pads to the ground plane, which significantly reduce the temperatures inside the chip. The dimensions of the expanded pads are left to the discretion of the designer and the available board space.




Figure 21. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side.

The power supply section of the ADM3251E uses a 300 MHz oscillator frequency to pass power through its chip-scale transformers. Operation at these high frequencies may raise concerns about radiated emissions and conducted noise. PCB layout and construction is a very important tool for controlling radiated emissions. Refer to Application Note AN-0971, Control of Radiated Emissions with isoPower Devices, for extensive guidance on radiation mechanisms and board layout considerations.

EXAMPLE PCB FOR REDUCED EMI

The choice of how aggressively EMI must be addressed for a design to pass emissions levels depends on the requirements of the design as well as cost and performance trade-offs.

The starting point for this example is a 2-layer PCB. EMI reductions are relative to the emissions and noise from this board. To conform to FCC Class B levels, the emissions at these two frequencies must be less than 46 dB $\mu V/m$, normalized to 3 m antenna distance. As expected, EMI testing confirmed that the largest emissions peaks occur at the tank frequency and rectifier frequency.

A 6-layer PCB that employs edge guarding and buried capacitive bypassing, which are EMI mitigation techniques described in detail in Application Note AN-0971, was manufactured. The stackup of the 6-layer test PCB is shown in Table 9. PCB layout Gerber files are available upon request.

Table 9. PCB Layers

Layer	Description
Тор	Components and ground planes
Inner Layer 1	V _{CC} planes
Inner Layer 2	All tracks
Inner Layer 3	Blank
Inner Layer 4	Buried capacitive plane
Bottom	Ground planes

EMI testing was repeated on the optimized board. The resulting reduction in radiated emissions is shown in Table 10. This board meets FCC Class B standards with no external shielding by utilizing buried stitching capacitors and edge fencing.

Table 10. EMI Test Results

EMI Test Results	300 MHz	600 MHz
2-Layer PCB Emissions	48 dB	53 dB
6-Layer PCB Emissions	36 dB	32 dB
Achieved EMI Reduction	12 dB	21 dB

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (\sim 1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions.

In the absence of logic transitions at the input for more than 1 μs , periodic sets of refresh pulses (indicative of the correct input state) are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μs , the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state by the watchdog timer circuit. This situation should occur in the ADM3251E during power-up and power-down operations only.

The limitation on the ADM3251E magnetic field immunity is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\Sigma \pi r_n^2$$
; n = 1, 2, ..., N

where:

 β is the magnetic flux density (gauss). N is the number of turns in the receiving coil. r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil internally and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 22.




Figure 22. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is approximately 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the transformers. Figure 23 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 23, the ADM3251E is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For example, at a magnetic field frequency of 1 MHz, a 0.5 kA current placed 5 mm away from the ADM3251E is required to affect the operation of the component.




Figure 23. Maximum Allowable Current for Various Current-to-ADM3251E Spacings

In the presence of strong magnetic fields and high frequencies, any loops formed by PCB traces may induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

ISOLATED POWER SUPPLY CIRCUIT

To operate the ADM3251E with its internal dc-to-dc converter disabled, connect a voltage of between 3.0 V and 3.7 V to the $V_{\rm CC}$ pin and apply an isolated power of between 3.0 V and 5.5 V to the $V_{\rm ISO}$ pin, referenced to GND_{ISO}.

A transformer driver circuit with a center-tapped transformer and LDO can be used to generate the isolated supply, as shown in Figure 24. The center-tapped transformer provides electrical isolation of the 5 V power supply. The primary winding of the transformer is excited with a pair of square waveforms that are 180° out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP3330 linear voltage regulator provides a regulated power supply to the bus side circuitry (V_{ISO}) of the ADM3251E.





Figure 24. Isolated Power Supply Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 25. 20-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-20) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADM3251EARWZ	-40°C to +85°C	20-Lead Standard Small Outline Package [SOIC_W]	RW-20
ADM3251EARWZ-REEL	-40°C to +85°C	20-Lead Standard Small Outline Package [SOIC_W]	RW-20
EVAL-ADM3251EEB1Z		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES